Abstract-We report on In 0.85 Ga 0.15 As MOSFETs utilizing selectively grown lateral nanowires as the channel. These devices exhibit ON-current of I ON = 565 µA/µm at I OFF = 100 nA/µm and V DD = 0.5 V, which is higher than all other reported values for III-V FETs. This is enabled by a transconductance of 2.9 mS/µm and a minimum SS sat of 77 mV/decade. A ballistic top-of-the-barrier model is used to model these devices and to predict their ultimate performance, which is approximately twice that of the fabricated devices.
I. INTRODUCTION

I
NDIUM-RICH III-Vs have been considered as a replacement for silicon as the channel in CMOS technology [1] . This is due to their excellent electron transport properties, such as high mobility, which enables increased transconductance g m at a given L G and may allow a reduction of the supply voltage V DD to 0.5 V. For instance, there have recently been several reports on In x Ga 1-x As MOSFETs with g m of above 3 mS/μm [2] , [3] . However, to achieve high I ON at a specified I OFF and V DD = 0.5 V, which is a primary metric for CMOS applications, the subthreshold slope must be near the thermal limit of 60 mV/decade. This is a challenge in III-V technology due to e.g. the high-k oxide interface quality. Moreover, the narrow band gap of In x Ga 1-x As causes, for instance, bandto-band-tunneling in the off-state which makes reaching lower I OFF such as 1 and 10 nA/μm (low-power and general purpose limits, respectively) difficult. For this reason, 3D channel architectures, such as various implementations of FinFETs and Tri-gate devices, are promising to improve electrostatic integrity at scaled down gate-lengths [4] .
In this work, we report on In 0.85 Ga 0. 15 As nanowire MOSFETs with a tri-gate architecture and a record I ON of 565 μA/μm at I OFF = 100 nA/μm and V DD = 0.5 V, together with a combination of g m = 2.9 mS/μm and minimum SS of 77 mV/decade. Compared to our previous work, we have here optimized the nanowire dimensions, as well as examined the influence of gate length scaling [5] . We also explore the ultimate potential of these devices by comparing with a modeled fully ballistic device.
II. DEVICE FABRICATION
Lateral In 0.85 Ga 0. 15 As nanowires (NWs) are formed on semi-insulating InP:Fe (100) by selective area growth using hydrogen silsequioxane (HSQ) as a hard mask, as described elsewhere [6] . The composition of the NWs is determined by optical characterization [7] . The direction of the NW is 010 . The main focus of this work is on devices consisting of a single NW with width, W NW , and height of 28 and 8 nm, respectively, and with gate length, L G , of 75 nm. To explore the scaling properties, devices with L G = 50 -150 nm, and W NW = 28 -140 nm are also fabricated. A 30 nm highly doped In 0.63 Ga 0.37 As (N D = 5 × 10 19 cm −3 ) raised contact layer is regrown using an HSQ dummy gate hard mask. The direction of the dummy gate is 110 . Subsequently, the InP in the channel is etched down by HCl solution. This is to ensure proper gating of the lower edge of the nanowire. The dimensions of the nanowire are reduced by 4 cycles of Ozone oxidation and diluted HCl oxide etch. 50 nm Ti/Pd/Au source/drain metal is deposited by thermal evaporation. Prior to ALD deposition of Al 2 O 3 /HfO 2 (10/40Å, EOT ≈ 1.5 nm) at 300/100°C, sulphur passivation in (NH 4 ) 2 S (10%) is performed for 20 min. Following, an in-situ post-deposition annealing step is performed at 100°C for 12 hours in N 2 atmosphere, which is found to improve the subthreshold slope. Finally, 150 nm Ni/Pd/Au is patterned and thermally evaporated as the gatemetal and gate pad using lift-off. Since the gate was defined in the contact regrowth step, gate metallization is self-aligned. Fig. 1 shows a schematic image of the fabricated device, and the facets of the NW, which have 45°facet angles, as we have 0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. previously shown [7] . The distance between S/D contact metal and the gate is 700 nm. The width of the contacts is 1 μm.
III. RESULTS
Fig. 2(a)-(b)
show transfer and subthreshold characteristics for a device with L G = 75 nm. The data is normalized to the gated perimeter according to the shape in Fig. 1 . The peak transconductance is g m = 2.9 mS/μm at V DS = 0.5 V. Minimum inverse subthreshold slope (SS sat ) is 77 mV/decade, and the drain-induced barrier lowering (DIBL), measured at I DS = 1 μA/μm, is 100 mV/V. The gate-leakage current I G is below 1 nA/μm. At V DS = 50 mV, minimum SS is 68 mV/decade. The on-current, measured as I DS at a fixed voltage swing of 0.5 V from I OFF = 100 nA/μm and V DS = 0.5 V, is I ON = 565 μA/μm. The output characteristics of an L G = 75 nm device is shown in Fig. 2(c) . The on-resistance is R ON = 180 μ m, and the contact resistance is approximately R C = 20 μ m, as determined from transmission line measurements. Fig. 2(d) shows I ON at I OFF = 100 nA/μm and V DD = 0.5 versus both the width of the nanowires, W NW (with L G = 75 nm for all devices) and L G (with W NW = 28 nm for all devices). I ON significantly improves as W NW is scaled down from 140 nm to 28 nm, which is primarily due to an improvement of SS, from > 100 mV/decade to approximately 80 mV/decade, as an effect of improved electrostatic control. The optimal I ON is found at L G = 75 nm for these devices. At shorter L G , short-channel effects begin to degrade performance through a degradation of the subthreshold slope. This can be offset by, e.g. further scaling of the NW. The peak transconductance is weakly increasing with the reduction of gate length.
The ideal device performance was calculated using a fully ballistic top-of-the-barrier model and is shown in Fig. 2(e) . The gate length is assumed long enough to suppress any short channel effects. For the evaluation of device density of states, a 2-band non parabolic quantum wire model was used [8] . Quantum well band bending was approximately taken into account through a first order perturbation scheme.
The nanowire was modeled as a 28 × 8 nm rectangular wire (which is more voluminous than the fabricated NWs, due to their 45°facet angles), with a bulk effective The difference of about a factor 2 compared to our devices is explained mainly by quasi-ballistic transport, e. g. a transmission less than 1, as well as non-ideal electrostatics partly due to traps (D it ), in the fabricated devices [10] . We have previously shown that the transmission, T , in devices similar to those reported here is approximately 70% [7] . Therefore, to improve device performance, device dimensions, W NW and L G must be optimized, EOT must be reduced and the oxide interface quality improved. T is inversely proportional to L G , and W N W also influences T since smaller W N W typically correlates to lower mobility and mean free path.
Finally, we benchmark our results with state-of-the art III-V planar and non-planar MOSFETs [ Fig. 1(f)] [11]- [22] . The I ON (at 100 nA/μm) of 565 μA/μm reported in this work is the record value for both planar and non-planar devices.
IV. CONCLUSION
We have reported In 0.85 Ga 0.15 As nanowire MOSFETs with record I ON at 100 nA/μm. This was enabled by a transconductance of 2.9 mS/ μm and minimum SS of 77 mV/decade. We also compared record III-V MOSFET performance to an ideal fully ballistic device using a top-of-the-barrier model. Fabricated device performance was found to have reached approximately half of that of the ideal device.
